Configure 0 register of Rx channel 0
IN_RST_CH | This bit is used to reset AXI_DMA channel 0 Rx FSM and Rx FIFO pointer. |
IN_LOOP_TEST_CH | reserved |
MEM_TRANS_EN_CH | Set this bit 1 to enable automatic transmitting data from memory to memory via AXI_DMA. |
IN_ETM_EN_CH | Set this bit to 1 to enable etm control mode, dma Rx channel 0 is triggered by etm task. |
IN_BURST_SIZE_SEL_CH | 3’b000-3’b100:burst length 8byte~128byte |
IN_CMD_DISABLE_CH | 1:mean disable cmd of this ch0 |
IN_ECC_AEC_EN_CH | 1: mean access ecc or aes domain,0: mean not |
INDSCR_BURST_EN_CH | Set this bit to 1 to enable INCR burst transfer for Rx channel 0 reading link descriptor when accessing internal SRAM. |